Laser Compton meeting

Jan. 27 H. Yoshitama

Contents

- Design status history
- User_Block integration diagram
- Test of USER_BLOCK with 2 examples
- Exchanges history

Design status history



PURPOSE : demonstrates the use of SYSGEN with FM485 board



User_Block integration diagram

FM485_FPGA_B

This is how the USER_BLOCK is connected to FPGA_B



Present Design on 2012.01.27



Application :

- Module M1 : Feedback regulation
- Module 2 : not yet defined

MATLAB/Simulink blocksets



MATLAB/Simulink example

Test example



Design



- 1- I generate a triangle wave signal (VHDL block) the parameters are used for frequency and amplitude
- 2- I sum the Ch A input with the triangle wave



Limitation

In this design, the parameters are constants. I can't modify them dynamically. I need to reconfigure the FPGA. Conclusion: not convenient for all designs (PID, A/D D/A gains, debug,...)

FM485-ADC250 2012.01.27

MATLAB/Simulink example





Fig. 1 : Input signal (sine wave) – Output signal

MATLAB/Simulink example



- 1- I use Xilinx native blocksets to implement a PI.
- 2- I use Simulink functionalities to simulate the design.

Discrete inp	ουτ, ουτρυτ
e_k : Input	u_k : Output

PI discrete equation $u_k = u_{k-1} + b_0 e_k + b_1 e_{k-1}$ **Coefficients value = F(Kp,Ti,Ts)** $b_0 = K_P$ $b_1 = K_P \left(-1 + \frac{T_s}{T_I}\right)$

Design



Limitation In this design, the PI coefficients are **constants**. I can't modify them **dynamically**. I need to reconfigure the FPGA. **Conclusion** : not convenient for our feedback design.

Design requirement

Feedback need (1)



Application :

- Module M1 : Feedback regulation
- Module 2 : not yet defined

Design requirement

Feedback need (2)



Design status history



Questions	4DSP/MISH Answers	Status
To MISH 2012.01.25 translated from japanese	From MISH 2012.01.25 translated from japanese (summerized)	ОК
Dear MISH International, I have some questions about VHDL. On the attached file page 1, I have represented the default design which is a low pass filter (FIR) installed in channel A. But this USER_BLOCK is limited. For my design, I required that the output of the USER_BLOCK is directly connected to DAC and not feed to the HDD. Please see page 2. I have some questions : 1. Do you have such design page 2 ? 2. If not, could you provide us this new design ? 3. If not, do you have a top schematic version of ADC250_IO.VHD ?	The implementation to USER_BLOCK was developed by us. It is aimed for users who don't use VHDL but instead use MATLAB. We sell it as an adaptation package for FM485/ADC250. Therefore, this USER_BLOCK is limited. Therefore, the users need to modify /customize the design by themselves. The other way is to send a development request to us, but it will not be free. MISH does not have the schematic version of the top design.	

FM485-ADC250 2012.01.27

Exhanges history

Questions	4DSP/MISH Answers	Status
To 4DSP Forum 2012.01.26 Hello, 'I'm using a FM485 board with an ADC250 (2 channels ADC, 2 channels DAC) daughter board. My lab is in Japan / Hiroshima University. Iam working with the MATLAB/SIMULINK Sysgen design flow, associated to XILINX ISE for generating the bitstream and hex file. Then, 1 configure the FPGA, Bwith 4FM software. (Please notice that 1 don't modify FPGA, A). To do that, 1 got from MISH company (4DSP distributor in Tokyo) a specific file adc250_io.vhd containing a USER BLOCK. This user block is representing the I/O of the MATLAB/SIMULINK/SYSGEN model. My present model acquires the ADCA input, and after some treatments (native XILINX blocksets and Blackboxes associated to specific VHDL files that I have written) provides an output signal to DACA. It works very well. For the treatments, I need to use parameters. Presently, these parameters are CONSTANTS in the model. Therfore, I have no possibility to change them AFTER generating the FPGA bitstream. For me, this is NOT convenient (regarding my application). Thus, I need to MODIFY the parameters in the FPGA without re-generating the bitstream. So, I need to modify the model so that it accepts parameters on its input. And I intend to change in realtime the parameters with a C software/interface running on the CPU of my computer, using the 4DSP libraries (Board Support Package). QUESTIONS : 	From 4DSP Forum 2012.01.26 Dear Sir, all support is channeled through Mish. Could you please contact them in this regard? Thank you Pierrick	OK

1- Status

- 1.1- When we ask 4DSP, they tell us to contact MISH
- 1.2- We have asked MISH and answer is the following :

1.2.1- the USER_BLOCK is intended for customers who don't use VHDL design but MATLAB/SIMULINK

1.2.2- the users need to modify/customize the design according to their need.

Comment : The User_block is intended to users who do not use VHDL but Simulink model, but the modification according to our need requires to **modify the VHDL code** ! Conclusion : point 1 and point 2 are **not consistent**.

1.2.3- MISH can develop our required design, but not for free.

2- Request

2.1- If we want to comply to point 1.2.2 above, what are the information <u>we must have</u> to be able to customize the MISH design ? Comment : if we don't have these information, there's no need to try to modify the present design by ourselves. **Conclusion** : the only solution is to pay for a MISH develoment !

2.2- If we agree to ask MISH for a new design, can we meet as soon as possible to define our need (*specifications*) ?

2.3- what would be the cost and delay of the new design ?