

# Progress in the development of the vertex detector with fine pixel CCD at the ILC

C. Calancha<sup>1</sup>

A. Dubey<sup>2</sup>, H. Ikeda<sup>2</sup>, A. Ishikawa<sup>2</sup>, S. Ito<sup>2</sup>, E. Kato<sup>2</sup>, A. Miyamoto<sup>1</sup>,  
T. Mori<sup>2</sup>, H. Sato<sup>3</sup>, T. Suehara<sup>2</sup>, Y. Sugimoto<sup>1</sup>, H. Yamamoto<sup>2</sup>

Vertex 2013

<sup>1</sup> High Energy Accelerator Research Organization (KEK), Tsukuba, Japan

<sup>2</sup> Tohoku University, Department of Physics, Sendai, Japan

<sup>3</sup> Shinshu University, Japan


16-20 September 2013




- 1 Introduction
  - ILC collider, ILD Detector
  - Physics requirements to ILD Vertex Detector.
- 2 FPCCD Detector.
- 3 Status R&D on FPCCD.
- 4 Conclusions

## Introduction


# International Linear Collider ILC



- $e^+e^-$  linear collider @ 250, 500, 1000 GeV .
- $\approx 31$  km (50 km after upgrade to 1000 GeV ).
- Beam polarisation ( $e^+, e^-$ )=(20%,-80%)
- $L= 10^{34} \text{cm}^{-2} \text{s}^{-1}$



## - Japanese Mountainous Sites -





## ILC: important steps

- Last June *Technical Design Report* (TDR) was published (\*).
  - It summarizes many years of global R&D.
- Last month, final selection of the site announced (site-A).

(\*)<http://www.linearcollider.org/ILC/Publications/Technical-Design-Report>

# International Linear detector, ILD




## Multi-purpose detector

- Solenoid  $B = 3.5$  Tesla.
- Pixel vertex detector.
- Time projection chamber.
- Highly segmented electromagnetic (hadronic) calorimeter ECAL (HCAL).

# Importance of the Vertex Detector

## measure Higgs coupling constants

- One of the main topics within the ILC physics program.
- To distinguish  $H \rightarrow bb$ ,  $H \rightarrow cc$ ,  $H \rightarrow gg$  :
  - Precise particle identification.
  - Good separation between b/c quarks.



→ We need a Vertex detector with high performance.


# Physics Requirements on the Vertex Detector

## Impact Parameter Resolution

- Higgs couplings measurements
  - Precise particle identification.
  - Good separation between b/c quarks.
- Physics goals require vertex detector with impact parameter resolution:

$$d_0 < 5 \oplus 10 / (p \sin^{3/2}(\theta)) (\mu\text{m})$$

→ FPCCD is designed to provide such resolution.





# Vertex Detector Design


## Design Requirements

- To match  $d_0 < 5 \oplus 10 / (\rho \sin^{3/2}(\theta)) (\mu\text{m})$
  - ① A spatial resolution near the IP better than  $3 \mu\text{m}$
  - ② A material budget below  $0.15\% X_0$  /layer
  - ③ A first layer located at a radius of  $\approx 1.6 \text{ cm}$
  - ④ A pixel occupancy not exceeding a few %
  - To minimise material budget of colling system  
→ Low power consumption.
- 
- Several technologies under study to satisfy those design requirements (eg. CMOS, FPCCD, DEPFET).
  - In this talk we cover the FPCCD concept.

# Vertex Detector Design

## Design Requirements

- To match  $d_0 < 5 \oplus 10/(p \sin^{3/2}(\theta)) (\mu\text{m})$
- ❶ A spatial resolution near the IP better than  $3 \mu\text{m}$
- ❷ A material budget below  $0.15\% X_0$  /layer
- ❸ A first layer located at a radius of  $\approx 1.6 \text{ cm}$
- ❹ A pixel occupancy not exceeding a few %
- To minimise material budget of colling system  
→ Low power consumption.





- Simulations show that such resolution level is feasible with the proposed technologies.

FPCCD

# Fine Pixel CCD (FPCCD)

## Concept



- FPCCD sensors allows **small pixel** ( $\approx 5 \mu\text{m}$ ).
  - Provide excellent two-track separation.
  - Reduce the occupancy by beam-related background (crucial when integrating signal over many bunch-crossings).
- Sensitive volume is a **fully depleted**  $15 \mu\text{m}$  thick epitaxial layer. Negligible charge spread (Excellent two-track separation, reduce number of hit pixels).
- **Readout between** consecutive bunch **trains** (200 ms).
  - No very fast electronics needed.
  - Free of intense beam-induced RF noise.
- Background rejection based on the cluster shapes.
  - Keep low occupancy for inner layers.



# FPCCD Vertex Detector

## Fine Pixel CCD Vertex Detector


	$R$ (mm)	$ z $ (mm)	$ \cos \theta $
Layer 1	16	62.5	0.97
Layer 2	18	62.5	0.96
Layer 3	37	125	0.96
Layer 4	39	125	0.95
Layer 5	58	125	0.91
Layer 6	60	125	0.9




- Inner 2 layers have pixel size  $5 \mu\text{m}$  and half long.
- External layers may have larger pixels.

## Schematic view inner ladder

- 16 channels output.  
→ 128\*13000 pixels per channel.
- Active circuits localized only on one edge of the wafers.  
→ Easy temperature control.



# FPCCD Readout Requirements



## Readout in the inter train


- Free from RF beam induced noise.
- $13000 \times 128 \text{ pixel/ch} / 200 \text{ ms}$   
 $\rightarrow \approx 10 \text{ Mpix/sec}$

## Noise Level $S/N > 10$

- Faint signal level:  $\approx 500 \text{ e}^-$ .
- Target noise level w/ CCD:  $< 50 \text{ e}^-$ .

## Power consumption

- Required:  $< 16 \text{ mW/ch}$  ( $\approx 10 \text{ nW/pixel}$ ):
  - $< 6 \text{ mW/ch}$  (ASIC),
  - $< 10 \text{ mW/ch}$  (CCD).




## Cooling

- FPCCD at  $-40 \text{ }^\circ\text{C}$  optimal to reduce radiation damage.
- More than 30 Watt consumed inside cryostat.
- Two-phase  $\text{CO}_2$  cooling will be used (OD  $\sim 2 \text{ mm}$  cooling tube,  $0.3\% X_0$ )

# Overall ASIC design

## ASIC elements

- Voltage amplifier.
- Noise: LPF (low pass filter) and CDS (correlated double sampling).
- Readout speed: Two 5 Mpixel/s ADC in parallel.
- LVDS driver.






# Status R&D FPCCD

# Status of the R&D I

## Hardware

- Prototype sensors with  $6\mu\text{m}$  size pixel made.
- Full size prototypes for inner layers also made.
- Front-end ASIC's prototypes have been fabricated (3).
- Last ASIC prototype (AFFROC01) shows major improvements in readout speed, differential non linearity(DNL) and power consumption (4.8 mW/ch ) compared with previous ones.
- Readout system shows good performance at low frequency (25-50 MHz)
  - Getting high gain at 100 MHz is currently under study.



# Status of the R&D II

## Software

- Studying performance of the FPCCD.
  - Optimization of pixel sizes for outer layers.
- Development of a new Silicon Tracking.
  - Better background rejection.
  - Higher efficiency at low  $p_T$  .

## Engineering

- Circulating two-phase CO<sub>2</sub> cooling ( $-40$  °C) system prototype.





## Performance study

- Demonstrate basic performance.
  - Spacial resolution.
  - Two-track separation.
  - Radiation hardness.
- 
- Reduction of dead space along the edges.
  - Test smaller pixel sizes ( $5 \mu\text{m}$ ).
  - Prototype ladder.
    - 2mm thick, double sided.
    - Material budget  $\approx 0.3\% X_0$ .
    - Mechanical prototype: support shell, endplate, cooling tube, cryostat.


# Small Prototype Tests

- We are testing the latest readout ASIC (AFFROC01).
- This ASIC prototype has shown major improvements in readout speed, DNL and power consumption.




# $^{90}\text{Sr}$ (Preliminary)

- Sensor response to  $^{90}\text{Sr}$  radiation (normal incidence).
- Pixel size  $9.6\ \mu\text{m}$ ,  $T \approx 25^\circ\text{C}$ .
- 2-D plot shows hit pixels.




- Pedestal signal.




- After  $^{90}\text{Sr}$  irradiation.

# $^{55}\text{Fe}$ Signal (Preliminary)

- $^{55}\text{Fe}$  signal  $\rightarrow$  peak around 60 (right plot).



- Before  $^{55}\text{Fe}$  irradiation.



- After  $^{55}\text{Fe}$  irradiation.




## Aims

- Improve background rejection at 1 TeV .
- Keep high tracking efficiency at low  $p_T$  .
- Optimisation of pixel sizes to reduce power consumption.






# Background Rejection

- It is possible to exploit the different shape of signal/background clusters.
- Pair back: hit clusters wide in  $\phi$ , narrow in Z direction.
- High  $p_T$  from  $e^+e^-$ : hit clusters narrow in  $\phi$ , polar-angle dependent.




- background  $\phi$  distribution.



- signal  $\phi$  distribution.

# New Vertex Tracking



## New vertex Tracker (FPCCD TF) (\*)

- FPCCD TK improves efficiency for low  $p_T$  tracks.

## Optimisation of pixel sizes (\*)

- Configuration using 10  $\mu\text{m}$  pixel size in outer layers
  - Save 30 % power consumption.
  - Keeps occupancy at 1 TeV < 3 %.
  - Similar IP resolution.

(\*)T. Mori *Performance Evaluation and Software Development of FPCCD Vertex Detector in ILC*, ECFA LC2013

# Summary/Outlook

## Hardware: Tests on small prototypes good

- FPCCD satisfying the design requirements.
  - Power consumption (ASIC) 4.8 mW/ch (<6 mW/ch)
  - Noise level 16 e<sup>-</sup> @ 100 MHzCk (< 30)

## Software: Lot of improve here

- Developing a new Silicon Tracking.
  - Efficiency  $\approx 99\%$  @  $p_T > 0.6$  GeV/c
- Analysis on background rejection by cluster size is ongoing.
- Optimisation of pixel size on outer layers to reduce power consumption.


## Outlook: Still many work to do, stay tune!

- Radiation tolerance studies.
  - Scheduled neutron beam test this fall.
- Charge transfer inefficiency CTI.
  - CTI Measurement using  $^{55}\text{Fe}$  source on preparation.


Thank You Very Much!

# Back Up Slides


# First Ladder Radium



# Readout Schematic




# Test Set Up






# SEABAS 2 Board




Input Trigger

# Affroc & SEABAS2



## Preselection scaler

- External trigger signal 100 MHz (scaled according with clock signal used)
  - In the picture scaled by 20 ( $T = 200$  ns) ,for clock signal  $T = 40$  ns.




# Humidic Chamber

## Cooling Down

- FPCCD will operate at  $-40\text{ }^{\circ}\text{C}$ 
  - We perform our test as such T.
  - Sensor is kept inside this humidic chamber.



- Previous studies shown the fully depleted condition of the sensors.




- No charge spread to other pixels observed.

# Improvement on DNL

Differential non linearity (DNL) comparison (100 MHz clock):

- left: FPCCD2B (DNL  $\pm 3$  LSB)
- right: AFFROC01 (DNL  $\pm 0.9$  LSB)



**Table:** specifications of FPCCD2B and AFFROC01

chip name	FPCCD2B	AFFROC01	goals
readout speed	100 MHz CK	120 MHz CK	100 MHz CK (10Mpixels/s)
DNL+noise (ENC)	$\pm 3$ LSB	$\pm 0.9$ LSB @ 100 MHZ	
noise	0.97 LSB	12 e <sup>-</sup> ideal gain 48 e <sup>-</sup> w/ observed gain	30 e <sup>-</sup>
power consumption	30.9 mW/ch	5.8 mW/ch	6 mW/ch
INL	17 %	< 2 %	N/A
baseband transmission	return zero	non-return zero	