Progress in the development of the vertex detector with fine pixel CCD at the ILC

C. Calancha¹ A. Dubey², H. Ikeda², A. Ishikawa², S. Ito², E. Kato², A. Miyamoto¹, T. Mori², H. Sato³, T. Suehara², Y. Sugimoto¹, H. Yamamoto² Vertex 2013

¹ High Energy Accelerator Research Organization (KEK), Tsukuba, Japan ² Tohoku University, Department of Physics, Sendai, Japan ³ Shinshu University, Japan

16-20 September 2013



Introduction

- ILC collider, ILD Detector
- Physics requirements to ILD Vertex Detector.
- PPCCD Detector.
- Status R&D on FPCCD.

Conclusions

Introduction

Internactional Linear Collider ILC



- e^+e^- linear collider @ 250, 500, 1000 GeV.
- $\bullet~\approx 31$ km (50 km after upgrade to 1000 GeV).
- Beam polarisation (e⁺,e⁻)=(20%,-80%)
- $L = 10^{34} cm^{-2} s^{-1}$



ILC: important staeps

- Last June Technical Design Report (TDR) was published (*).
 - It summarizes many years of global R&D.
- Last month, final selection of the site announced (site-A).

(*)http://www.linearcollider.org/ILC/Publications/Technical-Design-Report

Internatinal Linear detector, ILD



Multi-purpose detector

- Solenoid B = 3.5 Tesla.
- Pixel vertex detector.
- Time projection chamber.
- Highly segmented electromagnetic (hadronic) calorimeter ECAL (HCAL).

Importance of the Vertex Detector

measure Higgs coupling constants

- One of the main topics within the ILC pyisics program.
- To distinguish $H \rightarrow bb$, $H \rightarrow cc$, $H \rightarrow gg$:
 - Precise particle identification.
 - Good separation between b/c quarks.



Physics Requirements on the Vertex Detector

Impact Parameter Resolution

- Higgs couplings measurements
 - \rightarrow Precise particle identification.
 - \rightarrow Good separation between b/c quarks.
- Physics goals require vertex detector with impact parameter resolution:

$$d_0 < 5 \oplus 10/(psin^{3/2}(heta))(\mu \mathrm{m})$$

FPCCD is designed to provide such resolution.



Design Requirements

- To match $d_0 < 5 \oplus 10/(psin^{3/2}(\theta))(\mu m)$
- $igcolumbdolumbol{0}$ A spatial resolution near the IP better than 3 $\mu\mathrm{m}$
 - A material budget below 0.15% X₀ /layer
- ${ig 3}$ A first layer located at a radius of pprox 1.6 cm
- A pixel occupancy not exceeding a few %
- To minimise material budget of colling system
 Low power consumption.
- Several technologies under study to satisfy those design requirements (eg. CMOS, FPCCD, DEPFET).
- In this talk we cover the FPCCD concept.

Vertex Detector Design

Design Requirements

- To match $d_0 < 5 \oplus 10/(p sin^{3/2}(\theta))(\mu m)$
- A spatial resolution near the IP better than 3 $\mu{
 m m}$
- A material budget below 0.15% X₀ /layer
-) A first layer located at a radius of pprox 1.6 cm
- A pixel occupancy not exceeding a few %
- To minimise material budget of colling system
 Low power consumption.



 Simulations show that such resolution level is feasible with the proposed technologies.



FPCCD

Fine Pixel CCD (FPCCD)

Concept

- FPCCD sensors allows small pixel ($\approx 5 \ \mu m$).
 - \rightarrow Provide excellent two-track separation.
 - ightarrow Reduce the occupancy by beam-related background

(crucial when integrating signal over many bunch-crossings).

- Sensitive volume is a fully depleted 15 μm thick epitaxial layer. Negligible charge spread (Excellent two-track separation, reduce number of hit pixels).
- Readout between consecutive bunch trains (200 ms).
 - \rightarrow No very fast electronics needed.
 - ightarrow Free of intense beam-induced RF noise.
- Background rejection based on the cluster shapes.
 - \rightarrow Keep low occupancy for inner layers.





Fine Pixel CCD Vertex Detector

	<i>R</i> (mm)	<i>z</i> (mm)	$ \cos \theta $
Layer 1	16	62.5	0.97
Layer 2	18	62.5	0.96
Layer 3	37	125	0.96
Layer 4	39	125	0.95
Layer 5	58	125	0.91
Layer 6	60	125	0.9





- Inner 2 layers have pixel size 5 μm and half long.
- External layers may have larger pixels.

Schematic view innner lader

- 16 channels output.
 - \rightarrow 128*13000 pixels per channel.
- Active circuits localized only on one edge of the wafers.
 - \rightarrow Easy temperature control.



FPCCD Readout Requirements



Cooling

- FPCCD at -40 °C optimal to reduce radiation damage.
- More than 30 Watt consumed inside cryostat.
- Two-phase CO₂ cooling will be used (OD ~ 2 mm cooling tube, 0.3% X₀)

C. Calancha (calancha@post.kek.jp)

FPCCD

Overal ASIC design

ASIC elements

- Voltage amplifier.
- Noise: LPF (low pass filter) and CDS (correlated double sampling).
- Readout speed: Two 5 Mpixel/s ADC in parallel.
- LVDS driver.



Status R&D FPCCD

Status of the R&D I

Hardware

- Prototype sensors with $6\mu m$ size pixel made.
- Full size prototypes for inner layers also made.
- Front-end ASIC's prototypes have been fabricated (3).
- Last ASIC prototype (AFFROC01) shows major improvements in readout speed, differential non linearity(DNL) and power consumption (4.8 mW/ch) compared with previous ones.
- Readout system shows good performance at low frequency (25-50 MHz)
 - Getting high gain at 100 MHz is currently under study.



Status of the R&D II

Software

- Studying performance of the FPCCD.
 - Optimization of pixel sizes for outer layers.
- Development of a new Silicon Tracking.
 - Better background rejection.
 - Higher efficiency at low p_T.

Engineering

• Circularing two-phase CO_2 cooling (-40 °C) system prototype.



Performance study

- Demostrate basic performance.
- Spacial resolution.
- Two-track separation.
- Radiation hardness.
- Reduction of dead space along the edges.
- Test smaller pixel sizes (5 μm).
- Prototype ladder.
 - 2mm thick, double sided.
 - Material budget \approx 0.3% X_0 .
 - Mechanical prototype: support shell, endplate, cooling tube, cryostat.

Small Prototype Tests

- We are testing the latest readout ASIC (AFFROC01).
- This ASIC prototype has shown major improvements in readout speed, DNL and power consumption.



⁹⁰Sr (Preliminary)

- Sensor response to ⁹⁰Sr radiation (normal incidence).
- Pixel size 9.6 μm , T \approx 25°C.
- 2-D plot shows hit pixels.



Pedestal signal.



• After ⁹⁰Sr irradiation.

FPCCD

• ⁵⁵Fe signal \rightarrow peak around 60 (right plot).



• Before ⁵⁵Fe irradiation.

• After ⁵⁵Fe irradiation.

Aims

- Improve background rejection at 1 TeV .
- Keep high tracking efficiency at low p_T .
- Optimisation of pixel sizes to reduce power consumption.

Background Rejection

- It is possible exploit the different shape of signal/background clusters.
- Pair back: hit clusters wide in ϕ , narrow in Z direction.
- High p_T from e^+e^- : hit clusters narrow in ϕ , polar-angle dependent.



25

New Vertex Tracking



Optimisation of pixel sizes (*)

- Configuration using 10 µm pixel size in outer layers
 - Save 30 % power consumption.
 - Keeps occupancy at 1 TeV < 3 %.
 - Similar IP resolution.

(*)T. Mori Performance Evaluation and Software Development of FPCCD Vertex Detector in ILC, ECFA LC2013

Summary/Outlook

Hardware: Tests on small prototypes good

- FPCCD satisfying the design requirements.
 - Power consumption (ASIC) 4.8 mW/ch (<6 mW/ch)
 - Noise level 16 e⁻ @ 100 MHzCk (< 30)

Software: Lot of improve here

- Developing a new Silicon Tracking.
 - Efficiency \approx 99 % @ $p_T > 0.6 \text{ GeV/c}$
- Analysis on background rejection by cluster size is ongoing.
- Optimisation of pixel size on outer layers to reduce power consumption.

Outlook: Still many work to do, stay tune!

- Radiation tolerance studies.
 - Scheduled neutron beam test this fall.
- Charge transfer inefficiency CTI.
 - CTI Measurement using ⁵⁵Fe source on preparation.

Thank You Very Much!

Back Up Slides

First Ladder Radium



Readout Schematic



Test Set Up



SEABAS 2 Board



Affroc & SEABAS2



Preselection scaler

- External trigger signal 100 MHz (scaled according with clock signal used)
 - \rightarrow In the picture scaled by 20 (T = 200 ns) ,for clock signal
 - T = 40 ns.



Cooling Down

FPCCD will operate at −40 °C
 → We perform our test as such T.
 → Sensor is kept inside this humidic chamber.





• Previous studies shown the fully depleted condition of the sensors.



• No charge spread to other pixels observed.

Differential non linearity (DNL) comparison (100 MHz clock):

- left: FPCCD2B (DNL ±3 LSB)
- right: AFFROC01 (DNL ±0.9 LSB)



Table: specifications of FPCCD2B and AFFROC01

chip name	FPCCD2B	AFFROC01	goals
readout speed	100 MHz CK	120 MHz CK	100 MHz CK (10Mpixels/s)
DNL+noise (ENC)	\pm 3LSB	±0.9 LSB @ 100 MHZ	
noise	0.97 LSB	12 e [—] ideal gain	30 e-
		48 e ^{$-$} w/ observed gain	
power consumption	30.9 mW/ch	5.8 mW/ch	6 mW/ch
INL	17 %	< 2 %	N/A
baseband transmission	return zero	non-return zero	